Abstract-The polling control strategy is a kind theory of important resource allocation scheduling. Because of its equity, flexibility, efficiency and practicality, etc, it has been widely used in industrial process control, traffic control, communication network, and so on. This paper presents a design and implementation of gated service polling system based on FPGA. The system makes full use of the reconfigurable and flexible of FPGA. The method of combining the hardware description language Verilog HDL and the principle diagram is used for the design. The correctness of the system designed is verified by simulation test and statistical analysis.
utilization, network delay, energy consumption and plays an important role in network performance. The characteristics, advantages and disadvantages of existing MAC protocols in wireless sensor networks are analyzed in [10] , [11] . Because of the unique characteristics of the polling system, the MAC protocol based on polling mechanism has become a research hot spot. The basic model of the polling system is the policy control model of the service station and queuing queues (terminals). The service station provides services for queues in the system according to polling mode [12] .
FPGA chips with low power consumption, parallel computing power, good programmability and other characteristics are increasingly widespread in the field of communications. With the increasing integration, the development of communication systems can greatly improve the transmission efficiency, reduce network delay, enhance the anti-interference and have more flexible configurability [13] . The development of polling control system using FPGA can effectively improve the system delay and transmission efficiency, and possess the property of better reliability, re-al-time and scalability. The basic model of the polling system [14] consists of 1 server and N terminals. According to the polling rules, the server serves each terminal service in turn in one direction, it services the last terminal and then returns to the first terminal, the basic system model is shown in Fig. 1 Polling system service strategy mainly have three kinds, namely the limited K = 1 service strategy, threshold service strategy and full service strategy. The polling system service rule adopting the threshold service strategy is that when the server polls the terminal for service, if there is no information packet to be transmitted, it'll be switched over to the next terminal after a conversion time, namely  . And if there is an information packet to be transmitted, all of them will be transmitted, the information packet arriving at the terminal in the service process needs to wait for the next polling cycle to be transmitted. The working mode of the polling system can be described as three basic processes: the arrival process of the information packet (the arrival rate is  ), the process of the terminal receiving the service (the service time of a single packet is  ), the conversion process between the terminals (conversion time  ) [15] . System service intensity is  ( N  
II. SYSTEM MODEL
The probability function of the state variable can be expressed as 
The expression () No i is to receive services at the certain time n t , then the formula for the average queue length of the threshold service system can be expressed
Defined  as the average time the server finishes serving all the terminals, that is, the polling cycle. Using the relationship between the polling period and the average queue length, we can conclude that:
III. FPGA DESIGN AND IMPLEMENTATION According to FPGA design flexibility, integration and top-down design ideas [16] ,to build the threshold service polling system, you need to design a module with the following specific functions: the source module to generate Possion distribution ,the terminal module to store information packet, the control module capable of controlling the server to polling services for each terminal in turn according to the threshold service strategy, and a receiving site module capable of receiving and reading the information packets of the corresponding terminal from the bus. It is very difficult to implement a Possion distribution with a specific arrival rate using the timing circuits on FPGA. In MATLAB, there is a Possion distribution function named poissrnd that directly generates a settable arrival rate. So, we use the poissrnd function in MATLAB to generate the Possion distribution, and use the ROM in the FPGA to read it, which can be assigned as the source module with Possion distribution characteristics. Fig. 2 shows the source block diagram. First of all, using MATLAB to generate possion distribution sequence, then using the ROM to read it, finally the module produce 8-bit source output information packet through the 8-bit mapping conversion.
A. Source Module

B. Terminal Module
The terminal module should have the following functions: firstly, it can store the information packet arriving at the terminal when the write signal is valid; secondly, it can read the stored information packet according to the principle of FCFS (First Come First Served) when the read signal is valid; If the read signal is valid, but there is no packet in the memory, it'll go to the next terminal automatically. Terminal module circuit design is shown in Fig. 3 . The four terminal memories are designed with four asynchronous FIFO, each of which operates under the control of the write signal, the read signal, and the write and read counters. Asynchronous FIFO output signal "empty" is the judgment signal indicating whether the terminal memory is empty. When the system accesses the terminal, if the signal named empty is high, it'll access the next terminal because it indicates the current terminal does not need to send information packets, otherwise, the terminal will be serviced. The write counter mainly performs the counting function of the information packets entering the terminal memory. When a terminal obtains service authorization, the write counter sends the current counter value to the read counter and reset itself to 0, then it starts sending the information packet in the terminal memory. Every time the terminal sends a message packet, the value of the read counter is decremented by one until it becomes to zero, and the module turns to the next terminal. This is consistent with the strategy for threshold service. 
C. Polling Control Module
Polling control module is assigned to complete polling services for the four terminals in accordance with the threshold service strategy. Fig. 4 shows the polling control module state transition diagram. Cr1, cr2, cr3, cr4 is the control signal deciding whether to continue to read controlled by the four read-out counters in the terminal module. If the value of the read counter is 0, the corresponding signal cr is low, otherwise it is high. If the current terminal read control signal c and continue to read control signal cr are high at the same time, the server continues to serve the terminal. If the read control signal cr is low, the next terminal is queried. This is consistent with the functionality that the polling control module has to perform.
D. Receiving Site Module
The receiving site module is to read the sending data correctly from the terminal corresponding to the site from the bus Fig. 5 is the receiving station circuit structure. The function of the filter module in the figure is to filter out incorrect all-zero information packets. After the receiving information packet is stored in the FIFO, FIFO read the information out under the condition of a sustained high-level read signal. Fig. 6 is a block diagram of the FPGA design of the gated service polling system. In the figure, the information packets generated by the four sources are stored and transmitted in the four terminals according to the threshold service rules under the control of the polling control module. The information packets sending by 4 terminals do "or" operation and sent to the bus. Since four terminals can't transmit information packets at the same time, there is no collision problem. Four receiving stations read the information packets sending from the corresponding terminal from the bus and complete the function of correct reception Fig. 7 . The simulation results of the polling system. Fig. 7 shows the simulation results of the gated service polling system. It can be seen that the information packet r1 received by the receiving station No. 1 is exactly the same as the information packet transmitted to the bus No 1 by the terminal No.1 except the time slot delay in time. The flag signals s1, s2, s3, s4 received by the four terminals are in accordance with the cyclic logic order from 1 to 4 to 1, which is in accordance with the requirements of the gated service polling system. In addition, it can be seen from the data transmitted on the bus named pubs, the utilization of the bus is relatively high.
E. System Implementation
IV. PERFORMANCE EVALUATION
A. Simulation Test
B. Statistical Analysis
The total number of data packets and the number of cycles in the bus during the simulation process are counted. According to the threshold service strategy, we can get the statistical expression for the average queue length and the average polling cycle:
Average queue length
Average polling period  , conversion time =2  but different simulation time, using (4), (5), (6), (7), (8) . It can be seen from Table I that the simulation statistic and the theoretical value are very close, and with the increase of the simulation time, the statistical value converges to the theoretical value, which is consistent with the theory.
V. CONCLUSION
Based on the working principle of the gated service polling system, this paper makes full use of the advantages of FPGA, such as high flexibility, strong computing power and on-the-spot programming, and combine the hardware description language Verilog HDL and schematic diagram to assign and implement the threshold service polling system from top to down. Through the simulation test and the statistical analysis, it is proved that the designed system has reached the requirement in the function and the index parameter, has realized the design goal. The MAC protocol based on polling mechanism designed by FPGA can effectively reduce transmission delay, avoid data collision and improve bus utilization. It has good application prospect in wireless sensor network and Ad Hoc network.
